SG
Sign up Log in

Highest-paying Design Verification Engineer jobs in Singapore

37 live jobs

Design Verification Engineer jobs across Singapore, paying a median of S$7,500/mo, typically between S$6,888 and S$9,375. The skills most in demand are UVM, SystemVerilog, Functional Coverage and C++.

37 live jobs ↑9% 15d17 companies
Principal Staff Silicon Design Engineer - DDR Verification
AMD
Disclosed salary
S$12k–20.5k/mo
Normal competition
Staff Engineer - Design Verification
Ambiq16 Raffles Quay
Disclosed salary
S$10k–15k/mo
Normal competition
IC Verification Engineer
XG Tech80 Pasir Panjang Road
Disclosed salary
S$7k–15k/mo
High competition
Design Verification Engineer
Black Sesame Technologies1 Fusionopolis Walk
Disclosed salary
S$6k–9k/mo
Normal competition
Security Systems Verification Engineer
Henderson Security Services601 Macpherson Road
Disclosed salary
S$4k–7k/mo
Low competition